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I. INTRODUCTION 
The latest RF front end built by Burhans (Mi'nlM -L-82) has beP-Il success-
fully interfaced to the Ohio University LORAN-C receiver (Fiel.n~~ 1). In 
order for the front end to operate optimally, modifications were made to 
eXisting automatic gain control (AGC) circuitry already developed for the 
Ohio University LORAN-C receiver. This AGC circuit is described in 
reference 1. This technical memorandum will describe the hardware modifi-
cations to the AGC and other interface circuitry, as well as some prelimi-
nary results. 
II. RF FRONT END DESCRIPTION 
The Mini-L-82 rtF front end (refer to Figures 2 and 3) is similar in 
overall design to the previous front end used with the Ohio University 
receiver but it has a much narrower bandwidth. Also) the Mini-L-82 has 11 
much improved response to lower input signal levels. The output of the 
front end is a negative-going zero crossing pulse which is 10 microseconds 
long (Figure 4). In order for the receiver to operate properly, this pulse 
is inverted using a 7404 TTL inverter. The front end output is also open 
collector; therefore, an external pull-up 'resistor is provided. The 
positive-going 10 microsecond pulse is applied to the existing receiver 
circuitry which extends the pulse to 70 ndcroseconds using a 74123 
monos table. This 70-microsecond pulse is the optimum value for the search. 
and track software routines. Efforts were made to adjust search and track 
software parameters to use the 10-microsecond pulse. However, it was found 
that this increased search time substantially and also created difficulties 
for the tracking loops because of the LORAN-C phase code which causes the 
zero crossing pulse to shift five microseconds with each phase reversal. 
Therefore, the interface between the Mini-L-82 and the rece.iver is essen-
tially the same as that for the old front end. 
ItI. AGC CIRCUIT DESIGN 
The AGC circuit is based roughly on the circuit designed for use with 
the old front end, and it is part of the sensor processor section of the 
Ohio University LORAN-C receiver (Figures 5, 6, and '/). The envelopes of 
all the tracked LORAN-C stations are sampled individually with the sampled 
voltages stored on capacitors. Each tracked station has its own "channel" 
in the AGC circuit (Figure 8). Channel address control is provided by the 
microcomputer. Since the magnitude of the sampled voltage often exceeds 
five volts, all of the AGC circuit components are CMOS integrated circuits 
with a twe1ve.-volt power supply. 
Even though the basic circuit design is similar to the previous AGC 
circuit, there are important differences to optimize performance \-lith the 
new front end. The frot'lt end is designed to optimize performance at low 
signal levels. The AGC will "turn down" the gain on the LORAN-C stations 
until the region of best front end performallce is reached. Since the 
various LORAN-C Rtations in a given chain are received at various signal 
amplitudes, it is the function of the AGC to reduce the gain on each 
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Figure l. Ohio University Loron-L Reeeiver. 
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Figure 6. Sensor Processor Block Diagram. 
RS -232 
Serial 
Interface 
Software 
00 
":tJ 
-UG; 0-o~ 
:Or-
g;g 
J::aC) 
r-M ~fij 
.' 
~ 
I 
OJ 
I 
'~'_~_H '--'--' •. -, .-~.< __ ,-".~"':t""-~- __ _ 
A 
8 
C 
0 
E 
M 
_oran U 
:nvelope L 
T 
I p 
L 
E 
X 
E 
R 
30ftware 
:quals 
Sampling )ulse 
> - Pulse 
Generation 
0-
0 
-. 
- Channel Addressing 
from Software 
Samplle 
and 
Hold 
Circui1's 
( Six) 
Figure 7" AGe Block Diogram. 
M 
U 
L 
T r-
I ~ 
P 
L 
E 
X ~ 
E 
R 
GC 
rant 
nd 
00 
"'11:;0 
"tJG> 0-
0 2 ::o~ 
g;g 
:tar;) 
r (';.'2 
:<m 
-
", 
l' 
I 
'<> 
I 
Envelo;>e in 
+12V 
+!N 1~ {1~I1Okt 
Q Q Q 
~ 
14 12 
10 
6 
7407 
"EA. 11 i! in
9 C In 
7 
+12V 
Sample/Hold Circuit 
1~~SI>} 
~~~~ 
+]2V 
+i2V 
I l~~-iIS 
4 ~ I ~ 6 12 VH 3 12 
l=t 
4051 r----1 4'J51 6 
5~~~5 7 
8 2 S/H 2 
10 9 11 10 9 
10 11 13 9 12 \3 t-I ----.,-----1 
4061 8 04047 
+12Vo • 
Figure 8. AGC Circuit Diagram. 
·1?,J 
-12V 
NCNC 
8 
+12V 
-12V 
Equa~~ 
pulse 
.0011-'f 
Ik;} 200kQ 
6 
"'> 7 j 0 AGC Out 
00 
'"1'1;:0 
"'0(5 
0-
oZ ;:o~ 
~~ )::aG) 
rrrs 
~iii 
.. 
-.",; 
ORIG\NAl PAGE 19 
OF pOOR QUAUT'f 
station proportionate to that station's received signal level. The end 
result is that all of th~ LORAN-C stations are processed at a constant 
signal level. 'Chis condHton is ee.sentia1 to the proper operation of UP. 
envelope-detector front end such 8S the }{ini-L-82~ 
In the previous AGC circuit, the envelope was sampled during a 20-
microsecond sampling window that was delayed AD microseconds from the zero 
cros6ing~ 'I.t was determined that this sampling area could possibly contain 
some sky wave contamination. In the current AGC design, the envelope is 
sampled during a 20-microsecond window starting at the zero crossing. The 
sampled voltage is dependent on the slope of the envelope at that point. 
Strong stations have a large slope; hence, a larger sample voltage is stored 
for that Rtation. The sampled voltages are stored on their respective 
channels and adjusted for optimum front end performance by the gain and 
offset adjustment op-amp in the cixcuit. The AGe amplifier is an integral 
part of the Mini-L-82 front end design, it provides up to 60 dB of gain. 
The AGC circuit was built on a Vector (tm) circuit card in the 
receiver that also contains 8K bytes of ROM/RAM memory and the serial 
interface (Figures 9, 10, and 11). Tantalum ~apacitors were used for the 
sample and hold circuits because of their low leakage characteristic. 
IV. RESULTS AND FURTHER OPTIMIZATION 
Preliminary results indicate that the ne\-1 frol'l.t end AGC combination 
perform satisfactorily. Side-by-side bench tests with Trimble lOA and 
Texas Instruments 9900 LORAN-C recei'.Ters have prOVel'l that the proper time 
dif.ferences are being obtained. Extensive bench tests and flight tests 
will follow as time permits. 
Further optimization of the AGC circuit will occur as software to 
track all of the stations in a LORAN-C chain is d.eveloped. The AGC circuit 
was designed to sample up to six separate LORAN-C stations. Along with 
expanded station t~acking software, a more sophisticated search r~utine is 
also under development. It :I.s also planned to develop a printed circuit 
board for the AGC and enclose it with the RF front end in a sealed enclo-
sure to reduce interference from the other dlgital circuits of the micro-
computer. 
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